Loading design…
lynchaj
Duodyne is a hobbyist retrocomputer system designed to run ROMWBW. It is comprised of modules on a system bus
| Reference | Value | Description |
|---|---|---|
| U1 | 74LS04 | |
| U2 | GAL16V8 | |
| U3,U9 | GAL22V10 | |
| U4 | 74LS07 | |
| U5 | 27C010 | |
| U6,U8,U10,U14,U17,U31 | 74LS244 | |
| U7 | 74LS14 | |
| U11 | 74LS245 | |
| U12,U22 | 74LS688 | |
| U13 | CPU CLOCK | |
| U15 | DS1233 | |
| U16 | 74LS08 | |
| U18 | UART CLOCK | |
| U19 | 74LS157 | |
| U20 | TL16C550CFN | |
| U21 | 74LS74 | |
| U24,U29 | 74LS670 | |
| U27 | PCF8584 | |
| U28 | MC6809 | |
| U33 | 74LS374 | |
| C2-C6,C8-C24,C30-C40 | 0.1u | |
| C25-C28 | 10u | |
| C29 | 22u | |
| C46 | 47uF | |
| D2,D3,D7,D9 | LED | |
| D4 | 6809 | |
| D6 | 1N4148 | |
| H1,H2 | MountingHole | |
| J1 | IO Address Select | |
| J2 | 6809 RESET | |
| J3 | 6809 ONLY | |
| J4 | RES SEL | |
| J5 | NMI Selection | |
| J6 | IRQ Selection | |
| J7 | I2C IRQ Selection | |
| J8 | UART IRQ Selection | |
| J9 | FIRQ Selection | |
| J10 | MRDY | |
| J11 | FPANEL | |
| JP1 | GENERATE CLOCK | |
| JP3 | GENERATE RESET | |
| JP4 | BUS CPU | |
| JP10 | IO PORT ADDR | |
| P1-P3 | CONN_02X25 | |
| R1,R6 | 1K | |
| R2,R3,RN8 | 10K | |
| R4,R5,R12,R13,RN3 | 470 | |
| R7 | 10 | |
| R8 | 470Ω | |
| R9 | 1KΩ | |
| RN1,RN4,RN5 | 4700 | |
| RN2 | 10KΩ | |
| SW1 | RESET |