Loading design…
jotego
FPGA cores compatible with multiple arcade game machines and KiCAD schematics of arcade games. Working on MiSTer FPGA/Analogue Pocket
| Reference | Value | Description |
|---|---|---|
| U1 | DL-020F-108U | Capcom / Mitchell I/O gate array |
| A11-A20,A29,C10,C11,E10,E11,G5,I4,I5,K11-K20,K28,K29,K53,K61-K65,K70 | V1L | Double Power Inverter |
| A43,A44,E69,I45,J40,J49,J54,K45,K54 | N2N | 2-lnput NAND |
| A45,B36,B37,B44,B45,B54,E45,F70,I43,I63,J41,J60,J61,K26,K27,K44 | V1N | Inverter |
| A50,A52,A61,A63,A65,A67,A69,A71,C53,C63,C65,C67,C69,C71,E71,G69,G71,I67,I69,I71,K66,K68,K71 | BD4 | Delay Cell |
| A54,E43,E44,E54,E70,F54,F62,F63,F69,I44,I51,I54,J42,J43,J48,J62,J63,L27 | R2N | 2-lnput NOR |
| C43 | FDS | Non-Scan 4-bit DFF |
| E50,E58 | DE4 | 2:4 Decoder with Enable |
| E62,I52,J44,J50,J52 | R3N | 3-input NOR |
| E67,F67 | N3N | 3-input NAND |
| G6,I6 | DE6 | 3:8 Decoder with Enable |
| PIN25-PIN31,PIN33-PIN48,PIN50-PIN63 | ION | IO Cell Inverter |