Loading design…
jotego
FPGA cores compatible with multiple arcade game machines and KiCAD schematics of arcade games. Working on MiSTer FPGA/Analogue Pocket
| Reference | Value | Description |
|---|---|---|
| U1 | DL-010D-103 | Capcom / Mitchell Timing gate array |
| A6,B2,B14,C4,C10,C22,C27,C35,H3,J25,K15,K24,K36,L24,L31 | F611 | DFF |
| A11,C32,F34,J3,K21 | F101 | Inverter |
| A19,D2,F2,H17 | F961 | 4-bit Binary Synchronous Up Counter with Async Reset. |
| B7,C3,E27,E34,F28,L30 | F302 | 2-lnput NAND |
| B9,C15,D27,D33 | F434 | 2-wide 2-OR 4-input OR-AND-Inverter |
| B12,D29 | F312 | 2-input AND |
| C9,C17,C18,C41,D31,D32,E33 | F202 | 2-lnput NOR |
| C19,F29,G29 | F306 | 6-input NAND |
| E28 | F424 | 2-wide 2-AND 4-input AND-OR-Inverter |
| E30 | F212 | 2-lnput OR |
| E37,F32 | F304 | 4-input NAND |
| G32,K29 | F617 | DFF with /SET and /RESET |
| H2,J2,K3,L22,L42 | F111 | Buffer |
| H8,I8 | F771 | JKFF |
| I3 | F114 | Buffer |
| I6,J6 | F313 | 3-input AND |
| J8,J22,K22 | F303 | 3-input NAND |
| J10,L13 | F714 | Toggle with Set and Reset |
| J30 | F308 | 8-input NAND |
| J41,K41,L36,L39 | F511 | EOR |
| K4,L2 | F774 | JKFF with Reset and Set |