Loading design…
jayis1
Full-cycle hardware designs for security research devices — each device is a subfolder with its own README, schematics, PCB layout, and software stack
| Reference | Value | Description |
|---|---|---|
| U1 | CrossLink-NX | |
| U2 | STM32H723ZGTx | |
| U3 | ESP32-C6-MINI-1 | |
| U4 | INA232 | |
| J1 | HOST_ESPI_IN | |
| J2 | EC_ESPI_OUT |