Open App Note
Search
Online PCB Viewer
Loading design…
fulladder1 — Verilog와 논리회로 등 공부 | Open App Note
Home
@hiimseoll
Verilog-Study
Verilog-Study
hiimseoll
Verilog와 논리회로 등 공부
View on GitHub
Components (2)
Reference
Value
Description
U1
OR gate
Dual OR Gate, Low-Voltage CMOS
U2,U3
half_adder
Verilog-Study schematic
Full page viewer
Verilog-Study board