Loading design…
| Reference | Value | Description |
|---|---|---|
| Mode1 | Mode | test point |
| U1,U6 | 74LS574 | 8-bit Register, 3-state outputs |
| U2,U7,U8 | 74LS245 | Octal BUS Transceivers, 3-State outputs |
| U3,U9,U10 | 74LS02 | quad 2-input NOR gate |
| U4,U5 | 74LS181 | Arithmetic logic unit |
| BC1 | BusConnector | PCI Express bus connector |
| C1-C11 | C | Unpolarized capacitor |
| PWR1 | Power | test point |
| R1 | R | Resistor |
| S0 | S0 | test point |
| S1 | S1 | test point |
| S2 | S2 | test point |
| S3 | S3 | test point |
| Sign1 | Sign | test point |
| Zero1 | Zero | test point |
| ~{CaIn}1 | ~{CaIn} | test point |
| ~{Carry}1 | ~{Carry} | test point |
| ~{CLK}1 | ~{Clock} | test point |
| ~{LHIGH}1 | ~{LoadHigh} | test point |
| ~{LLOW}1 | ~{LoadLow} | test point |
| ~{RALU}1 | ~{ReadALU} | test point |
| ~{RHIGH}1 | ~{ReadHigh} | test point |
| ~{RLOW}1 | ~{ReadLow} | test point |