Loading design…
diminDDL
An RP2040 Nixie clock design with direct drtive of the tubes and minimal reliance on old and obsolete parts.
| Reference | Value | Description |
|---|---|---|
| Q1 | FZT857TA | |
| U1 | PicoW | |
| U2 | MC33063AD | |
| U3,U4,U8,U10 | 74LS145 | Decoder 1 to 10, Open Collector |
| U5-U7,U9,U11,U12 | SN75469 | Higher Voltage, High Current Darlington Transistor Arrays, 6-15V CMOS/PMOS-compatible input, SOIC16/SOIC16W/DIP16 |
| C1 | 1000uF | |
| C2,C5,C6,C9-C11 | 100nF | |
| C3 | 2.2nF | |
| C4 | 4.7uF | |
| C7 | 2.2uF | |
| D1 | RS1M | |
| J1 | PawPad_UART | |
| J2 | PawPad_SWD | |
| J3 | USB_C_Receptacle_USB2.0 | |
| JP1 | AGND | |
| L1 | 220u | |
| NX1-NX4 | IN-12BIN-12-DSUB | |
| R1 | 0.7 | |
| R2 | 180 | |
| R3,R12-R14 | 10k | |
| R4 | 470 | |
| R5 | 200k | |
| R6,R9-R11 | 1k | |
| R7,R8 | 5.1k | |
| RV1 | 100k | |
| SW1 | RES | |
| SW2 | + | |
| SW3 | OK | |
| SW4 | - | |
| TP1 | Vref | |
| TP2 | 5V | |
| TP3,TPC3 | GND | |
| TP4 | BTN+ | |
| TP5 | BTNOK | |
| TP6 | BTN- | |
| TPC1 | USB_DP | |
| TPC2 | USB_DM |