Loading design…
apistol78
Risc-V pipelined CPU and SoC written in SystemVerilog
| Reference | Value | Description |
|---|---|---|
| U1 | AZ1117EH-3.3TRG1 | |
| U2 | W25Q128JVS | |
| U3 | RP2040 | |
| U4-U6 | USBLC6-2SC6 | |
| U7 | FE1.1s | |
| U8 | AZ1117EH-1.2TRG1 | |
| U9 | SII9022ACNU | |
| U10 | IS61LV25616AL | |
| U11 | CS4344-CZZ | |
| C1,C20-C23,C32,C52,C53 | 10uF | |
| C2,C33 | 100uF | |
| C3,C4,C17,C18 | 27pF | |
| C5,C7-C11,C13-C16,C19,C28-C31,C45,C46,C51 | 100nF | |
| C6,C12,C54 | 1uF | |
| C24-C27,C34-C44 | 0.1uF | |
| C47,C48 | 3.3uF | |
| C49,C50 | 2.7nF | |
| D1 | LED | |
| H1-H4 | MountingHole | |
| J1 | RIGHT | |
| J2 | LEFT | |
| J3 | UART0 | |
| J4 | Micro_SD_Card | |
| J5 | SWD | |
| J7-J9 | 292303-1 | |
| J10 | 685119134923 | |
| J11 | AudioJack3 | |
| J12 | SOC_NRESET | |
| J13 | Jack-DC | |
| J14 | SOC_BOOTMODE | |
| L1-L4 | 0.022uH | |
| L5 | 220uH | |
| R1,R6 | 1k | |
| R2,R18,R26,R27,R30,R31 | 10k | |
| R3 | 33 | |
| R4,R5,R8,R9,R11-R13,R32 | 27 | |
| R7 | 2.7k 1% | |
| R14-R17,R19,R20 | 4.7k | |
| R21-R25 | 4k7 | |
| R28,R29 | 470 | |
| TP1 | TestPoint_Small | |
| TP2-TP5 | TestPoint | |
| Y1,Y2 | 12MHz |