Loading design…
FujiNetWIFI
Schematics and design files for FujiNet hardware
| Reference | Value | Description |
|---|---|---|
| U1 | 74LS32 | Quad 2-input OR |
| C1 | 100nf | Unpolarized capacitor |
| J1 | IDC-20 | |
| J2 | IDC-26 | Generic connector, double row, 02x13, odd/even pin numbering scheme (row 1 odd numbers, row 2 even numbers), script generated (kicad-library-utils/schlib/autogen/connector/) |
| JP1 | +12V | |
| JP2 | Pin17 | |
| JP3 | -12V | |
| JP4 | Pin5 | |
| JP5 | Pin19 | |
| R1-R3 | 3.3K | Resistor, small US symbol |
| R4 | 470R | Resistor, small US symbol |