Loading design…
| Reference | Value | Description |
|---|---|---|
| UA4 | 74LS51 | Dual 3- and 2-input AND-NOR ( S = /(AB[C] + DE[F]) ) |
| UA6,UE10 | 74LS10 | Triple 3-input NAND |
| UA7,UA9,UB6,UB7,UC6-UC8,UD7,UG10 | 74LS74 | Dual D Flip-flop, Set & Reset |
| UA8,UB5,UF10 | 74LS40 | Dual 4-input NAND |
| UB8,UD8,UD10 | 74LS00 | quad 2-input NAND gate |
| UC3,UC9 | 74LS04 | Hex Inverter |
| JTP3 | Conn_01x01_Pin | Generic connector, single row, 01x01, script generated |
| R7C4 | 1.5K | Resistor, US symbol |
| R8C4 | 1K | Resistor, US symbol |
|---|