Loading design…
FOSSEE
This repository contain source code for new flow of FreeEDA now know as eSim
| Reference | Value | Description |
|---|---|---|
| Q1,Q3,Q5,Q7 | eSim_PNP | |
| Q2,Q4,Q6,Q8 | eSim_NPN | |
| U1 | PORT | |
| U2-U5,U26,U27 | adc_bridge_1 | |
| U6,U7,U24,U25 | d_inverter | |
| U8,U10,U20,U22 | d_nand | |
| U9,U11,U21,U23 | d_and | |
| U12-U19 | dac_bridge_1 |